ABSTRACT With the equipment of mobile terminals with multiple antennas, a bandwidth-friendly approach for increasing data rate and reliability has become the main trend in the development of future fifth generation (5G). However, this scenario presents significant challenges in the antenna and hardware design. For further system development, building real-time testbeds is a desirable track given that this endeavor can demonstrate the possibilities and limitations of the technology. In this paper, we present the design, implementation, and evaluation of a multiple input, multiple output system with eight antennas at a mobile terminal on the basis a software-defined radio (SDR) platform. The system uses long-term evolution-like system parameters. We illustrate the hierarchical hardware architecture and the implementation features, including the timing and synchronization, the processing partitioning, and the performance indicators of a particular eight-antenna module, which could meet the demands of 5G smartphone applications. Link-level simulations corresponding to the designs are conducted to validate the feasibility of the system. Accordingly, the SDR-based testbed is implemented, and a series of experiments are carried out to test the performance of our design in realistic situations. The proposed system has experimentally demonstrated its capability to transmit four-independent high-definition video streams on the same time-frequency resource.
I. INTRODUCTION
Long-term evolution (LTE) has become the most successful mobile wireless broadband technology among other similar technologies, serving over one billion users as of the beginning of 2016 [1] . Different releases have been updated and published in the recent decade. The first version of LTE (Release 8) was introduced in 2008 and later evolved to LTE-Advanced (Release 10) in 2011. LTE-Advanced Pro (Release 13) emerged in 2015, wherein a wide range of enhancements were added to address the challenges posed by existing services. To considerably reach and surpass the high data rate and transmission reliability requirements, we have considered increasing the number of antennas on a compact user equipment (UE) in near-term releases [2] , where UE is proposed to be equipped with double antennas or more.
Catering to this trend, the industry intends to make LTE-Advanced Pro an opportunity for future development and to begin with updates regarding existing LTE modem chipsets and multi-antenna modules. At the 2016 International Consumer Electronics Show (CES), Qualcomm showed off its latest X12 LTE modem add-on [3] . The unit features the possibility of enabling up to 4 × 4 multiple input, multiple output (MIMO) on the downlink, resulting in enhanced bandwidth and coverage. Recent works [4] - [6] have proposed equipping compact smartphones with 8-, 10-, and 16-element antenna arrays, respectively, for fifth-generation (5G) operations within the 3400-3600 MHz frequency band.
Building over-the-air (OTA) testbeds is crucial in the further exploration and verification of the potential algorithms FIGURE 1. The PSS allocation. The PSS is modulated on subcarriers around the DC-carrier according to a Zadoff-Chu root sequence; the sequence index u is defined in the LTE-Advance standard.
as well as circuit designs under the aforementioned standards. In previous works, a fair number of quotable software-defined radio (SDR) testbeds, such as the Argos [7] - [9] and the massive MIMO testbed at Southeast University (SEU) [10] , have been introduced. However, despite considerable efforts in the field of SDR prototyping system design, UE has yet to be fully considered in past studies. Specifically, these testbeds commonly assumed that the terminal is equipped with a single antenna and that no strict requirements are imposed for the antenna modules at UE in terms of materials and frequency bands. Accordingly, a demand exists for continued efforts to conduct SDR-based MIMO testbed development considering UE, including UE designs and their operating schemes. The systems should operate under realistic conditions in real-time to measure the performance of newly designed internal multiantenna modules, which are proposed for 5G mobile devices. These works can be extended to large scales in the next step to cater to the trend of massive MIMO.
In this study, we design and implement a practical MIMO system on the basis of an off-the-shelf SDR platform. We design the platform based on LTE-like parameters and introduce several high-efficient data processing schemes. To validate the feasibility of the used parameters and the proposed schemes, we, initially, present the link-level simulation results. Subsequently, we accomplish real-time signal processing in the physical layer by employing a flexible SDR solution and a modular architecture. In particular, synchronization between base station (BS) and UE is realized based on primary synchronization signal (PSS), and high throughput bus is used for real-time data transfer. Finally, field tests are set up for experimental investigation, including the visualization of constellations and streamed high-definition (HD) videos, as well as the evaluation of performance metrics.
The rest of this paper is structured as follows: Section 2 provides a basic description of the physical layer. Section 3 presents the link-level simulation in detail. Section 4 discusses about the implementation of our prototype system. Section 5 exhibits the corresponding experimental evaluation. Finally, Section 6 concludes this paper.
Notation: Matrices and vectors are denoted by uppercase and lowercase letters in boldface. The N × N identity matrix is denoted by I N ; (·) H and (·) −1 stand for the conjugate transpose and inverse operations respectively; E{·} is the statistical expectation; and · denotes the Euclidean norm.
II. BASIC DESCRIPTION
This section describes the basic aspects of the physical layer of our prototyping testbed, including the signal model and the proposed processing schemes.
A. SIGNAL MODEL
Consider a MIMO system, in which BS is equipped with N BS antennas and serves an N UE -antenna UE adopting N FFT -subcarrier orthogonal frequency division multiplexing (OFDM). When transmitting data symbols, the relationship between the received data vector y n and the transmitted vector s n for the subcarrier index n is indicated as follows:
where H n is an N UE × N BS channel matrix on subcarrier n, and z n is a complex Gaussian noise vector with i.i.d. elements and E z n z H n = σ 2 z I.
B. TIMING SYNCHRONIZATION
A key requirement to initiate communications between BS and UE is the synchronization protocol. Designing a robust algorithm is important for the stabilization of the total baseband processing. Figure 1 indicates that the PSS is modulated on subcarrier index k around the direct current (DC) carrier by a Zadoff-Chu sequence [11] according to the following:
where the Zadoff-Chu root sequence index u is defined in the LTE-Advanced standard, i.e., u = 25. Table I exhibits that the synchronization algorithm includes two main parts, including the approximate synchronization (Step 1, Step 2, and Step 3) and the accurate synchronization (Step 4 and Step 5). For a single Rx data stream, given that the PSS is allocated in a part around the DC carrier,
Step 1 indicates that the low-pass filtering of the baseband OFDM symbols is operated for the appropriate bandwidth. Given a large number of computations, down sampling is then conducted in Step 2 while checking whether the ratio ensures that spectrum aliasing is avoided. Figure 2 depicts that, for the determination of the approximate starting point τ 1 of the radio frame for each 10-ms duration, Step 3 should be done to find the index of the maximum value of the crosscorrelation with an N DS -point sequence, which is sampled from an N FFT -point inverse fast Fourier transform (IFFT) of the ideal Zadoff-Chu sequence. In Step 4, we suppose τ 2 ∈ {τ 1 − τ, τ 1 − τ + 1, · · · , τ 1 + τ } as the starting point, and cut out these 2 τ + 1 N FFT -point sequences from the filtered sequence in Step 1. To calculate the accurate index τ 2 in Step 5, we search for the maximum value of the crosscorrelation between the 2 τ + 1 sequences in Step 4 and the ideal Zadoff-Chu sequence.
For all the data streams of eight Rx antennas, we assume that the difference in over-the-air delays is within the cyclic prefix (CP) duration, such that the indexes of the maximum value of cross-correlation, which decide the starting points of different streams, are nearly similar [12] . However, if a fair number of chains abruptly receive the wrong starting points, we propose an appropriate method to improve the probability of successful synchronization. Specifically, we collect all the eight indexes as well as find the mode value to be defined and used as the public index for all data streams.
C. CHANNEL ESTIMATION
In our system, when transmitting pilot symbols, a set of N pilot independent Gaussian channels are modelled as follows:
where y is a received pilot vector of size N pilot × 1, X is an N pilot × N pilot matrix with elements of pilots on its diagonal, h is a channel attenuation vector of size N pilot × 1 in the frequency domain, and z denotes an i.i.d. complex zero-mean Gaussian noise vector with variance σ 2 z . The low-complexity linear minimum-meansquare error (LMMSE) estimation mentioned in [13] is applied and expressed as follows:
whereh = X −1 y is the least square (LS) estimates of y, and W is given by the following:
Due to the difficulty in calculating the channel autocorrelation matrices R hh and Rhh, we consider a fading multipath channel model, wherein the delays are uniformly and independently distributed over the length of the CP. Accordingly, the element of the correlation matrix
can be approximately expressed as the uniform channel correlation between attenuations h p and h q , which is expressed as
This scenario only depends on the distance between the tones p − q and the length of the CP L [14] . A balance between the performance improvement and the increased complexity must exist; therefore, a simplified MMSE channel estimation is carried out to facilitate the implementation. The main goal is to reduce the complexity of matrix multiplication Wh by partitioning the channel autocorrelation matrix into K submatrices on the basis of the correlations among different subcarriers, so that
where W k is part of W, andh k is extracted fromh.
D. MIMO DETECTION
The MIMO detector plays an important role at the receiver. Among all the detection algorithms, the LMMSE detector is highly acknowledged and shows a significant performance. The estimated channel on subcarrier n can be given asĤ n , with which the detected signal vector is given by the following:ŝ
where
We assume that
thus
No existing modules for matrix inversion exist in LabVIEW FPGA, and a widely-used approach is written as follows:
Equation (13) becomes prohibitive for real-time applications and large matrix sizes. To realize this scenario with inconsiderable complexity, we use a channel detection approach based on QR decomposition. With QR decomposition, matrix B can be expressed as follows:
such thatĤ
and
By substituting (14) and (15) with (12), W lmmse,n is derived as the following:
Therefore, by combining (15), (16), and (17), the filter matrix at subcarrier n is written as follows:
Consequently, we only need to calculate the QR decomposition of B in (14), followed by a simple matrix multiplication in (18), instead of calculating B H B and the determinant in (13) . In addition, the QR decomposition can be carried out with Schmidt orthogonalization, which is convenient for real applications.
III. LINK-LEVEL SIMULATION
This section presents the link-level simulation of our system. First, we show the detailed block diagram of the link-level procedure. The general parameters and the time-frequency resource grids are also presented. The numerical results of the simulation are provided, including the bit error rates (BERs) for different Tx data streams and the total throughput with different modulation schemes.
A. BLOCK DIAGRAM
Consider a single-cell MIMO system when N BS = 4 and N UE = 8 under a 20-MHz bandwidth using OFDM. At the transmitter, as illustrated in Figure 3 , a serial of binary digits is first prepared and mapped to symbols with a proper modulation scheme (QPSK, 16-QAM, and 64-QAM). Subsequently, IFFT and CP adding are computed, thereby providing a set of complex samples. Either the pilot or the data OFDM symbol is converted to the analogue domain and sent out via N BS Tx antennas. We synchronize BS and UE at the receiver by identifying the start position of a radio frame with the autocorrelation of PSS. Thereafter, fast Fourier transform (FFT), and CP removal are carried out to convert the time domain signals back to the frequency domain. 
FIGURE 4.
The frame structure. A 10-ms radio frame is divided into 10 subframes with the same structure of two 0.5-ms time slots. Subframe 0 is set up for the initial synchronization between BS and UE, and Subframe 1 to Subframe 9 are for data transmission. Each time slot contains seven OFDM symbols; four symbols are for data, and the remaining ones are for pilots.
To eliminate the influence of noise and make full use of subcarrier correlation, we apply the low-complexity LMMSE estimator mentioned in [13] . With the estimated channel matrices, the LMMSE detector based on QR decomposition is implemented [22] . Finally, QAM demodulation is conducted to recover the initial binary digits, and the performance of our system is evaluated.
B. GENERAL PARAMETERS
We focus on TDD operation in our proposed system. In the current setting, the testbed operates with many parameters identical to TDD-based LTE cellular systems (Table II) . Common parameters with LTE result in the easy evaluation of how our system would influence current cellular systems.
C. TIME-FREQUENCY RESOURCE GRIDS
According to the LTE-Advanced standard, the timefrequency resource grids are reasonably assigned as follows. Figure 4 presents the LTE-like frame structure adopted in this study. Specifically, the 10-ms radio frame is divided into 10 subframes with the same structure of two 0.5-ms time slots. The first subframe is set up for the initial synchronization between BS and UE, and the other subframes are set aside for data transmission. Figure 4 exhibits that each time slot contains seven OFDM symbols, among which four symbols are assigned for data and the others are assigned as pilot symbols. 2) PILOT ALLOCATION Figure 5 shows the pilot allocation of the proposed system. According to the 3GPP LTE-Advanced standard, the N BS groups of orthogonal pilots are regularly and discontinuously allocated in the frequency domain. The remaining subcarriers are padded with zero for ease of implementation.
1) FRAME STRUCTURE

D. NUMERICAL RESULTS
In the numerical results presented below, the BERs for different Tx streams with different modulations, along with the total throughput, are investigated. Figure 6 shows the BERs for different modulation schemes. On the one hand, the BER can be 10 −4 when the signal-tonoise ratio (SNR) is 10dB with QPSK modulation, which is always acceptable on the premise of none channel coding. On the other hand, high-order modulation leads to a bad BER performance; hence, choosing the appropriate modulation scheme is crucial. The performance of the total throughput is also considered as follows.
1) BER PERFORMANCE
2) TOTAL THROUGHPUT
On the basis of the BERs, the total throughput of the proposed system can be calculated as follows:
where N QAM is the number of bits per modulated symbol, and N sym is the number of data symbols per second, which is indicated as follows:
given the presence of four data symbols per 0.5-ms time slot. N SC is shown in Table II . Additionally, nine-tenths of the radio frame is intended for data transmission. Figure 7 illustrates that a system with high-order modulation results in high throughput. Consequently, a tradeoff between BER VOLUME 5, 2017 FIGURE 6. The BER performance of different Tx streams with different modulation schemes, i.e., QPSK, 16-QAM, and 64-QAM. As can be seen, a higher modulation order leads to worse BER performance.
FIGURE 7.
The total throughput with different modulation schemes, i.e., QPSK, 16-QAM, and 64-QAM. The theoretical throughput is presented as a baseline for each modulation scheme. The system with a high-order modulation results in a higher throughput.
performance and system throughput should be evident. In our testbed, we choose QPSK for video streaming application to acquire an enhanced BER performance in the absence of channel coding.
Considering the hardware components, we translate each sub-block into LabVIEW codes after MATLAB simulation. With LabVIEW, we can integrate additional programming approaches, such as ANSI C/C++, VHDL and even .m file scripts. The LabVIEW codes are simulated functionally and verified by comparing them with MATLAB simulation results. Subsequently, the corresponding compilation is executed, generating bit files for the configuration and operation of the FPGA device. Appropriate hardware components constitute our testbed, which are illustrated in Section 4. 
IV. PROTOTYPE SETUP
Having finished the link-level simulation, we present in this section the prototype setup. This section presents an illustration of hierarchical hardware architecture and descriptions of the implementation features, including the timing and synchronization, the processing partitioning along with hardware devices, as well as the specifications and performance indicators of the particular 5G antenna array at UE.
A. HARDWARE ARCHITECTURE
For the proper use of the off-the-shelf hardware (e.g., the NI 2943R manufactured by National Instruments), the hierarchical architecture of UE is proposed (Figure 8 ), whose main blocks are detailed below.
1) CENTRAL CONTROLLER
The central controller provides a user interface for parameter setting and bitfile deployment. Moreover, this controller serves as the sink for the user data.
2) SWITCH
The switch acts as the real-time signal processing engine and main data aggregation node, e.g., between SDRs and co-processors.
3) CO-PROCESSOR
The co-processor is used to help the CPU process the baseband data, including MIMO detection and QAM demodulation.
4) SDR
The SDR provides an integrated hardware and software solution. All the SDRs are connected to the antenna array, and part of the baseband processing is assigned to the FPGA.
On the basis of the aforementioned data, specific hardware components are assembled ( Figure 9 ). Table III demonstrates the corresponding features of selected hardware modules introduced in [15]- [21] . Specifically, the PXIe-8135 embedded in the PXIe-1085 chassis serves as the central controller, whereas the NI-2943R and the PXIe-7976 FPGA co-processor are used for data processing. Notably, the PXIe-6674T is used as the timing and synchronization module, generating a stable 10-MHz reference clock and enlarging digital triggers that can be routed among multiple devices. In future works, prototyping testbeds with large scales can be attained by extending current hierarchical architecture, thereby catering to the trend of massive MIMO.
B. TIMING AND SYNCHRONIZATION
Timing and synchronization are the important aspects of the MIMO system. Section 2 mentions that PSS is used to achieve the synchronization between BS and UE. Specifically, each SDR of UE performs a cross-correlation of received PSS with local PSS and searches for the peak index, which is immediately transmitted to the central controller via the invoke method. Subsequently, the central controller finds out the predominant number as the unified peak index and conveys the number to 4 USRP RIOs to align all the radio devices.
In addition to the timing and synchronization between BS and UE, two other aspects are assumed to be considered due to the limitation of the distributed architecture. First, a precise and stable 10-MHz reference clock is used as the clock source. Second, digital triggers are supposed to be used to start generation or acquisition on the USRP RIOs at BS and UE. Figure 10 indicates the clock and trigger signal distribution network of UE. The source of the clock is an oven-controlled crystal oscillator within the PXIe-6674T, which provides a 10-MHz reference clock. An amplified trigger is obtained by a start pulse of the master SDR at UE via the software trigger. Then, the reference clock and trigger signal are transmitted to the Octoclock for further amplification and distribution. Consequently, all the antennas of UE share the same reference clock and trigger, so that all radio devices can start data collection synchronously.
C. PROCESSING PARTITIONING
On the basis of the block diagram in Section 3 and the aforementioned hardware architecture, Figure 11 shows how the baseband processing is partitioned across the hardware platform. At BS, a serial stream of binary digits is generated in the central controller and then transmitted to the master SDR via DMA FIFO. To enable data exchange among SDRs, we adopt a P2P FIFO approach. After resource mapping and OFDM modulation, the high-rate complex symbols are conveyed to every RF chain for up conversion and then sent out by four transmitting antennas. At UE, the RF signals acquired by four NI 2943Rs first go through eight RF chains and perform down conversion, analog to digital conversion, and quantization. Synchronization, FFT along with CP removal and LMMSE channel estimation are then carried out in each FPGA of NI 2954R. Thereafter, the valid baseband data and obtained channel information are aggregated to the VOLUME 5, 2017 FIGURE 11. The block diagram related to hardware implementation for data transmission at both BS and UE. At BS, binary digits are generated and transmitted to the master SDR via DMA FIFO. The P2P FIFO approach is then adopted to enable data exchange between SDRs. After resource mapping and OFDM modulation, the symbols are sent out. At UE, the RF signals go through eight RF chains and perform down-conversion, analog-to-digital conversion, and quantization. After synchronization, FFT along with CP removal and LMMSE channel estimation, the valid data and channel information are aggregated to the FPGA co-processor PXIe-7976R via P2P FIFO to achieve LMMSE MIMO detection and QAM demodulation. FPGA co-processor PXIe-7976R via P2P FIFO to achieve LMMSE MIMO detection as well as QAM demodulation. Finally, the demodulated data bytes are transmitted back to the embedded controller for further analysis and display.
D. ANTENNA ARRAY
A 3.4-3.6 GHz smartphone antenna prototype is designed and used as the UE antenna array. Figure 12 depicts that eight identical slotted planar inverted-F antenna (PIFA) elements (Ant 1-Ant 8) are integrated along the two long side edges of a printed circuit board (PCB). The antenna element is a modified, double-C-shaped-like PIFA [23] . To enhance the isolation among elements in proximity, additional slots [24] and side walls composed of metallic via-holes [25] are introduced on the ground plane. All antennas are fed by coaxial probes and connected to the external system through standard 50-SMA launchers. Unlike traditional MIMO systems without metallic packages, the developed system is packaged with a metallic handset with both backed cavity and frames made of copper. The measured reflection coefficient of each element is less than -6 dB, and the measured minimum isolation among them is greater than 10 dB. Within the desired 3.4-3.6 GHz band, the measured average antenna efficiency is 37%, and the corresponding average gain is 1.8 dBi. Moreover, the envelop correlation coefficient (ECC) is less than 0.2.
V. EXPERIMENTAL EVALUATION
This section discusses about the setting up of experiments to test feasibility of our design in a realistic approach. To validate the performance of the MIMO system, we visualize constellations and streamed HD videos, as well as evaluate the performance results by streaming random information bits.
A. EXPERIMENT DEPLOYMENT
Real-time data transmission test is carried out in a typical indoor environment. A picture of the testbed is supplied in Figure 13 , which labels the main components, including the central controller, switch, co-processor, SDRs, and antenna arrays. In addition, the 8-element antenna module with a height of 1.3 m is located near the chassis, 5.5 meters away from the BS antennas. Table IV indicates the parameters set in the front panel. Note that sigma is the variable for LMMSE MIMO detection (Section 2). On the basis of the aforementioned data, a series of experiments are carried out in the deployment, including the visualization of video streams and constellation points, as well as the measurements of specific performance indicators.
B. EXPERIMENT RESULTS
To verify the performance from a reliability standpoint, we enable HD video streaming transmission. We also evaluate the performance metrics by transmitting random information bits.
1) HOST-BASED VISUALIZATION
In our system, we choose QPSK to transmit videos. Figure 14 exhibits that the visualization results for multiple video streaming transmissions verify the feasibility of our design. Evidently, UE successfully recovers the multiple video streams in the absence of channel coding and displays them on the left portion of the screen. Meanwhile, the clear constellation points of the received OFDM data symbols are shown on the right side. Accordingly, QPSK is sufficient to meet the requirement for video transmission, and highorder modulation schemes provide opportunities for highly demanding data transmission requirements. Figure 15 depicts that each constellation represents a single stream that adopts a certain modulation scheme. Thereinto, we use QPSK for Tx 0, 16-QAM for Tx 1, 64-QAM for Tx 2, and 256-QAM for Tx 3.
2) PERFORMANCE METRICS
As one of the main performance metrics, the BER curves obtained by sweeping all TX PA gain values while keeping other system parameters constant are indicated in Figure 16 . Over 2.4 × 10 6 , 4.8 × 10 6 , 7.2 × 10 6 , and 9.6 × 10 6 transmitted bits are collected per TX power amplifier (PA) gain for the QPSK, 16-QAM, 64-QAM, and 256-QAM modulations, respectively, to reliably obtain the result average. Notably, the BERs can be significantly small with enough transmission power using QPSK, 16-QAM, and 64-QAM. With the 256-QAM modulation, all streams show an error floor toward high Tx gain values, which is probably because the peak values of the channel estimation results are out of range and cut off at high Tx power. On the basis of (17) and the aforementioned BERs, the maximum throughput of 275.51 Mbps/s can be obtained using the 256-QAM modulation in the current bandwidth. Moreover, Tx 3 shows the best BER, followed by Tx 1 (the BER of Tx 2 is close to that of Tx 1), and the performance of Tx 0 is the worst. This finding can be attributed to the limitations of different Tx streams, that is, different antennas and RF chains provide different SNRs. Figure 17 provides the snap shot of the SNR calculation. For each pilot symbol, FFT is conducted and 1200 middle subcarriers consisting of pilot signals as well as noise are extracted. We first calculate the average noise variance σ 2 z . By applying this result, the SNR at the n-th index can be defined as follows: Assuming that noise is additive white Gaussian noise (AWGN), we have an approximated expression given by the following:
We set up single-input single-output (SISO) tests to observe SNRs sweeping in all four Tx channels. In Figure 18 , we observe that the required SNRs exhibit rising curves in the Tx power region and that certain gaps exist in all Tx streams.
VI. CONCLUSION
In this study, we design and implement a MIMO testbed equipped with a particular 5G multi-antenna module according to the LTE-Advanced standard. The block diagram and the general parameters are provided to profoundly explain the prototyping system design. Moreover, highly efficient but low-complexity processing schemes are proposed for the rational use of hardware. Subsequently, link-level simulation is presented, and our prototyping testbed is implemented. Several field trials are then carried out to test the performance of the proposed system. The results confirm that four HD videos have been transported successfully whitout channel coding. Finally, the main performance metrics are evaluated. 
